

This Page Is Inspected by ERM Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES


Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents *will not* correct images,
please do not report the images to the
Image Problems Mailbox.



Europäisches Patentamt
European Patent Office
Office européen des brevets



(11) EP 0 867 820 A2

(12) EUROPEAN PATENT APPLICATION

(43) Date of publication:
30.09.1998 Bulletin 1998/40

(51) Int. Cl.⁶: G06F 17/50

(21) Application number: 98870052.2

(22) Date of filing: 13.03.1998

(84) Designated Contracting States:
AT BE CH DE DK ES FI FR GB GR IE IT LI LU MC
NL PT SE
Designated Extension States:
AL LT LV MK RO SI

(30) Priority: 14.03.1997 US 39079 P
20.03.1997 US 41121 P

(71) Applicant: INTERUNIVERSITAIRE
MICRO-ELEKTRONICA CENTRUM VZW
3001 Heverlee (BE)

(72) Inventors:
• Schaumont, Patrick
3018 Wijgmaal (BE)
• Vernalde, Serge
3001 Heverlee (BE)
• Cox, Johan
3020 Herent (BE)

(74) Representative: Van Malderen, Joelle et al
Office Van Malderen,
Place Reine Fabiola 6/1
1083 Bruxelles (BE)

(54) A design environment and a method for generating an implementable description of a digital system

(57) The present invention is a design apparatus compiled on a computer environment for generating from a behavioral description of a system comprising at least one digital system part, an implementable description for said system, said behavioral description being represented on said computer environment as a first set

of objects with a first set of relations therebetween, said implementable description being represented on said computer environment as a second set of objects with a second set of relations therebetween, said first and second set of objects being part of a design environment.




FIG. 1

Description**Field of the invention**

5 The present invention is situated in the field of design environments for digital systems, generating implementable descriptions of said system. The invention is based on object modeling and mechanisms to refine abstract descriptions to more concrete description of the system.

State of the art

10 Currently there is a high interest in digital communication equipment for public access networks. Examples are modems for Asymmetric Digital Subscriber Loop (ADSL) applications, and up- and downstream Hybrid Fiber-Coax (HFC) communication. These modems are preferably implemented in all-digital hardware using digital signal processing (DSP) techniques. This is because of the complexity of the data processing that they require. Besides this, these
 15 systems also need short development cycles. This calls for a design methodology that starts at high level and that provides for design automation as much as possible. A more generalized view of the field of the invention reveals that in most applications where dedicated processors and other digital hardware are used, demand for new systems is rising and development time is shortening.

20 The most used modeling description language is VHDL (VHSIC Hardware Description Language), which has been accepted as an IEEE standard since 1987. VHDL is a programming environment that produces a description of a piece of hardware. Additions to standard VHDL can be to implement features of Object Oriented Programming Languages into VHDL. This was described in OO-VHDL (Computer, October 1995, pages 18-26).

A number of commercially available systems support the design of complex DSP systems.

25 MATLAB of *Mathworks Inc* offers the possibility of exploration at the algorithmic level. It uses the data-vector as the basic semantical feature. However, the developed MATLAB description has no relationship to a digital hardware implementation nor does MATLAB support the synthesis of digital circuits.

30 SPW of *Alta Group* offers a toolkit for the simulation of these kind of systems. SPW is typically used to simulate data-flow semantics. Data-flow semantics define explicit algorithmic iteration, whereas data-vector semantics do not. SPW relies on an extensive library and toolkit to develop systems. Unlike MATLAB, the initial description is a block-based description. Each block used in the systems appears in two different formats, (a simulatable and a synthesizable version) which results in possible inconsistency.

COSSAP of *Synopsys* performs the same kind of system exploration as SPW.

DC and BC are products of *Synopsys* that support system synthesis. These products do not provide sufficient algorithm exploration functions.

35 Because all of these tools support only part of the desired functionality, contemporary systems are designed typically with a mix of these environments. For example, a designer might do algorithmic exploration in MATLAB, then do architecture definition with SPW, and finally map the architecture definition to an implementation in DC.

Aims of the invention

40 The primary aim of the invention is a design environment that makes it possible to design a digital systems from a data vector description to an implementable level such a VHDL. A further aim is to perform this design within the same object oriented environment. Another aim is to provide a means comprised in said design environment for simulating behaviour at any level of development.

Summary of the invention

45 A first aspect of the present invention concerns a design apparatus compiled on a computer environment for generating from a behavioral description of a system comprising at least one digital system part, an implementable description for said system, said behavioral description being represented on said computer environment as a first set of objects with a first set of relations therebetween, said implementable description being represented on said computer environment as a second set of objects with a second set of relations therebetween, said first and second set of objects being part of a design environment.

50 A behavioral description is a description which substantiates the desired behavior of a system in a formal way. In general, a behavioral description is not readily implementable since it is a high-level description, and it only describes an abstract version of the system that can be simulated. An implementable description is a more concrete description that is, in contrast to a behavioral description, detailed enough to be implemented in software to provide an approximate simulation of real-life behavior or in hardware to provide a working semiconductor circuit.

With design environment is meant an environment in which algorithms can be produced and run by interpretation or compilation.

With objects is meant a data structure which shows all the characteristics of an object from an object oriented programming language, such as described in "Object Oriented Design" (G. Booch, Benjamin/Cummings Publishing, Redwood City, Calif., 1991).

Said first and second set of objects are preferably part of a single design environment.

Said design environment comprises preferably an Object Oriented Programming Language (OOPL). Said OOPL can be C++.

Said design environment is preferably an open environment wherein new objects can be created. A closed environment will not provide the flexibility that can be obtained with an open environment and will limit the possibilities of the user.

Preferably, at least part of the input signals and output signals of said first set of objects are at least part of the input signals and output signals of said second set of objects. Essentially all of the input signals and output signals of said first set of objects can be essentially all of the input signals and output signals of said second set of objects.

At least part of the input signals and output signals of said behavioral description are preferably at least part of the input signals and output signals of said implementable description. Essentially all of the input signals and output signals of said behavioral description can be essentially all of the input signals and output signals of said implementable description.

Said first set of objects has preferably first semantics and said second set of objects has preferably second semantics. With semantics is meant the model of computation. Said first semantics is preferably a data-vector model and/or a data-flow model. Said second semantics is preferably a signal flow graph (SFG) data structure.

Preferably, the impact in said implementable description of at least a part of the objects of said second set of objects is essentially the same as the impact in said behavioral description of at least a part of the objects of said first set of objects.

Preferably, the impact in said implementable description of essentially all of the objects of said second set of objects is essentially the same as the impact in said behavioral description of essentially all of the objects of said first set of objects.

With impact is meant not only the function, but also the way the object interacts with its environment from an external point of view. A way of rephrasing this is that the same interface for providing input and collecting output is present. This does not mean that the actual implementation of the data-processing between input and output is the same. The implementation is embodied by objects, which can be completely different but perform a same function. In an OOPL, the use of methods of an object without knowing its actual implementation is referred to as information hiding.

The design apparatus preferably further comprises means for simulating the behavior of said system said means simulating the behavior of said behavioral description, said implementable description or any intermediate description therebetween. Said intermediate description can be obtained after one or several refining steps from said behavioral description.

Preferably, at least part of said second set of objects is derived from objects belonging to said first set of objects. This can be done by using the inheritance functionalities provided in an OOPL. Essentially all of said second set of objects can be derived from objects belonging to said first set of objects.

Said implementable description can be at least partly obtained by refining said behavioral description. Said implementable description can be essentially obtained by refining said behavioral description. Preferably, said refining comprises the refining of objects.

The design apparatus can further comprise means to derive said first set of objects from a vector description, preferably a MATLAB description, describing said system as a set of operations on data vectors, means for simulating statically or demand-driven scheduled dataflow on said dataflow description and/or means for clock-cycle true simulating said digital system using said dataflow description and/or one or more of said SFG data structures.

In a preferred embodiment, said implementable description is an architecture description of said system, said system advantageously further comprising means for translating said architecture description into a synthesizable description of said system, said synthesizable description being directly implementable in hardware. Said synthesizable description is preferably a netlist of hardware building blocks. Said hardware is preferably a semiconductor chip or a electronic circuit comprising semiconductor chips.

A synthesizable description is a description of the architecture of a semiconductor that can be synthesized without further processing of the description. An example is a VHDL description.

Said means for translating said architecture description into a synthesizable description can be Cathedral-3 or Synopsys DC.

A second aspect of the present invention is a method for designing a system comprising at least one digital part, comprising a refining step wherein a behavioral description of said system is transformed into an implementable description of said system, said behavioral description being represented as a first set of objects with a first set of relations

therebetween and said implementable description being represented as a second set of objects with a second set of relations therebetween.

Said refining step preferably comprises translating behavioral characteristics at least partly into structural characteristics. Said refining step can comprise translating behavioral characteristics completely into structural characteristics.

Said method can further comprise a simulation step in which the behavior of said behavioral description, said implementable description and/or any intermediate description therebetween is simulated.

Said refining step can comprise the addition of new objects, permitting interaction with existing objects, and adjustments to said existing objects allowing said interaction.

Preferably, said refining step is performed in an open environment and comprises expansion of existing objects. Expansion of existing objects can include the addition to an object of methods that create new objects. Said object is said to be expanded with the new objects. The use of expandable objects allows to use meta-code generation: creating expandable objects implies an indirect creation of the new objects.

Said behavioral description and said implementable description are preferably represented in a single design environment, said single design environment advantageously being an Object Oriented Programming Language, preferably C++.

Preferably, said first set of objects has first semantics and said second set of objects has second semantics. Said first semantics is preferably a data-vector model and/or a data-flow model. Said second semantics is preferably an SFG data structure.

The refining step comprises preferably a first refining step wherein said behavioral description being a data-vector model is at least partly transformed into a data-flow model. Advantageously, said data-flow model is an untimed floating point data-flow model.

Said refining step preferably further comprises a second refining step wherein said data-flow model is at least partly transformed into an SFG model. Said data-flow model can be completely transformed into an SFG model.

In a preferred embodiment, said first refining step comprises the steps of determining the input vector lengths of input, output and intermediate signals, determining the amount of parallelism of operations that process input signals to output signals, determination of actors, edges and tokens of said data-flow model, and determining the wordlength of said tokens. Said step of determining the amount of parallelism can preferably comprise determining the amount of parallelism for every data vector and reducing the unspecified communication bandwidth of said data-vector model to a fixed number of communication buses in said dataflow model. Said step of determination of actors, edges and tokens of said data-flow model preferably comprises defining one or a group of data vectors in said first data-vector model as actors; defining data precedences crossing actor bounds, as edges, said edges behaving like queues and transporting tokens between actors; construct a system schedule and run a simulation on a computer environment.

Said second refining step comprises preferably transforming said tokens from floating point to fixed point.

Preferably, said SFG model is a timed fixed point SFG model.

Said second set of objects with said second set of relations therebetween are -preferably at least partly derived from said first set of objects with said first set of relations therebetween.

Objects belonging to said second set of objects are preferably new objects, identical with and/or derived by inheritance from objects from said first set of objects, or a combination thereof.

Several of said SFG models can be combined with a finite state machine description resulting in an implementable description.

Said implementable description can be transformed to synthesizable code, said synthesizable code preferably being VHDL code.

Another aspect of the present invention is a method for simulating a system, wherein a description of a system is transformed into compilable C++ code. Preferably, said description is an SFG data structure and said compilable C++ code is used to perform clock cycle true simulations.

Several SFG data structures can be combined with a finite state machine description resulting in an implementable description, said implementable description being said compilable C++ code suitable for simulating said system as software.

of a system uses one or more SFG data structures. Said Clock-cycle true simulation can be an expectation-based simulation, said expectation-based simulation comprising the steps of: annotating a token age to every token; annotating a queue age to every queue; increasing token age according to the token aging rules and with the travel delay for every queue that has transported the token; increasing queue age with the iteration time of the actor steering the queue, and; checking whether token age is never smaller than queue age throughout the simulation.

Another aspect of the present invention is a hardware circuit or a software simulation of a hardware circuit designed with the design apparatus as recited higher.

Another aspect of the present invention is a hardware circuit or a software simulation of a hardware circuit designed with the method as recited higher.

Detailed description of the invention :

The present invention will be further explained by means of examples, which does not limit the scope of the invention as claimed.

Example 1:

The present invention can be described as a design environment for performing subsequent gradual refinement of descriptions of digital systems within one and the same object oriented programming language environment. The lowest level is semantically equivalent to a behavioral description at the register transfer (RT) level. This way, combined semantic and syntactic translations in the design flow are avoided.

A preferred embodiment of the invention comprising the design method according to the invention is called OCAPL. It includes both a design environment in an object oriented programming language and a design method. OCAPL differentiates from current systems that support architecture definition (SPW, COSSAP) in the way a designer is guided from the MATLAB level to the register transfer level.

- the designer is offered a single coding framework in an object oriented programming language, such as C++, to express refinements to the behavior. An open environment is used, rather than the usual interface-and-module approach.
- The coding framework is a container of design concepts, used in traditional design practice. Some example design concepts currently supported are simulation queues, finite state machines, signal flowgraphs, hybrid floating/fixed point data types, operation profiling and signal range statistics. The concepts take the form of object oriented programming language objects (referred to as object in the remainder of this text), that can be instantiated and related to each other.
- with this set of objects, a gradual refinement design route is offered: more abstract design concepts can be replaced with more detailed ones in a gradual way. Also, design concepts are combined in an orthogonal way: quantization effects and clock cycles (operation/operator mapping) for instance are two architecture features that can be investigated separately. Next, the different design hierarchies can be freely intermixed because of this object-oriented approach. For instance, it is possible to simulate half of the description at fixed point level, while the other half is still in floating point.
- The use of a single object oriented programming language framework in OCAPL allows fast design iteration, which is not possible in the typical nowadays hybrid approach.

Comparing to existing dataflow-based systems like SPW and COSSAP we see that the algorithm iterations can be freely chosen. Comparing to existing hardware design environments like DC or BC, we see that we can start from a specification level that is more abstract than the connection of blocks.

Two new concepts introduced are **scaleable parallelism** and **expectation based simulation**. The designer is given an environment to check the feasibility of what the designer thinks that can be done. In the development process, the designer creates his library of Signal FlowGraph (SFG) versions of abstract MATLAB operations.

Short description of the drawings :

In figure 1, the overall development methodology is described.

In figure 2, the targeted architecture is described.

In figure 3, the C++ modeling levels are depicted.

In figure 4, an SDF model of the PN correlator is shown.

In figure 5, a CSDF model of the PN correlator is described.

In figure 6, a MATLAB Dataflow model of the PN correlator is shown.

In figure 7, the SFG modeling concepts are depicted.

In figure 8, the implied description of the **max** actor is described.

In figure 9, example implementations for different expectations are given.

In figure 10, an overview of expectation based simulation is shown.

In figure 11, the code in OCAPL for a correlator processor is given.

In figure 12, the resulting circuit for datapath and controller is hierarchically drawn.

Figure 13 describes a DECT Base station setup.

Figure 14 shows the front-end processing of the DECT transceiver.

In Figure 15, a part of the central VLIW controller description for the DECT transceiver ASIC is shown.

In figure 16, the use of overloading to construct the signal flowgraph data structure is shown.

In figure 17, an example C++ code fragment and its corresponding data structure is described.

In figure 18, a graphical and C++-textual description of the same FSM is shown.

In figure 19, the final system architecture of the DECT transceiver is shown.

In figure 20, a dataflow target architecture is shown. In figure 21, the simulation of one cycle in a system with three components is shown.

In figure 22, the implementation and simulation strategy is depicted.

In figure 23, the translation flow from C++ to HDL is shown.

In the design of a telecommunication system (fig. 1), we distinguish four phases: link design, algorithm design, architecture design and circuit design. These phases are used to define and model the three key components of a communication system: a transmitter, a channel model, and a receiver.

- The **link design** (1) is the requirement capture phase. Based on telecommunication properties such as transmission bandwidth, power, and data throughput (the link requirements), the system design space is explored using small subsystem simulations. The design space includes all algorithms which can be used by a transmitter/receiver pair to meet the link requirements. Out of receiver and transmitter algorithms with an identical functionality, those with minimal complexity are preferred. Besides this exploration, any expected transmission impairment must also be modeled into a software channel model.
- The **algorithm design** (2) phase selects and interconnects the algorithms identified in the link design phase. The output is a software algorithmic description in C++ of digital transmitter and receiver parts in terms of floating point operations. To express parallelism in the transmitter and receiver algorithms, a data-flow data model is used. Also, the transmission imperfections introduced by analog parts such as the RF front-ends are annotated to the channel model.
- The **architecture design** (3) refines the data model of the transmitter or receiver. The target architectural style is optimized for high speed execution, uses distributed control semantics and pipeline mechanisms. The resulting description is a fixed point, cycle true C++ description of the algorithms in terms of execution on bit-parallel operators. The architecture design is finished with a translation of this description to synthesizable VHDL.
- Finally, **circuit design** (4) refines the bit-parallel implementation to circuit level, including technology binding, the introduction of test hardware, and design rule checks.

Target Architecture

The target architecture (5), shown in figure 2, consists of a network of interconnected application specific processors. Each processor is made up of bit-parallel datapaths. When hardware sharing is applied, also a local control component is needed to perform instruction sequencing. The processors are obtained by behavioral synthesis tools or RT level synthesis tools. In either case, circuits with a low amount of hardware sharing are targeted. The network is steered by one or multiple clocks. Each clock signal defines a clock region. Inside a clock region the phase relations between all register clocks are manifest. Clock division circuits are used to derive the appropriate clock for each processor.

In between each processor, a hardware queue is present to transport data signals. They increase parallelism inside a clock region and maintain consistency between different streams of data arriving at one processor.

Across clock region boundaries, synchronization interfaces are used. These interfaces detect the presence of data at the clock region boundary and gate clock signals for the clock region that they feed. This way, non-manifest and variable data rates in between clock regions are supported.

The ensemble of clock dividers and handshake circuits forms a parallel scheduler in hardware, synchronizing the processes running on the bit-parallel processor.

Overview of the C++ modeling levels

An overview of the distinct C++ modeling levels used by OCAPI is given in figure 3. The C++ modeling spans three subsequent levels in the design flow: the link level, the algorithm level and the architecture level. The transition to the last level, the circuit level, is made by automated means through code generation. Usually, VHDL is used as the design language in this lowest level.

The link level is available through data-vector modeling. Using a design mechanism called parallelism scaling, this level 1 is refined to the algorithm level. The algorithm level uses data-flow semantics. Using two distinct refining mechanisms in the data-flow level, we can refine this level to a register transfer level.

The two refining mechanisms are clock cycle true modeling and fixed point modeling. Clock cycle true modeling is achieved by allocating cycle budgets and operators for each algorithm. To help the designer in this decision, operation profiling is foreseen. Fixed point modeling restricts the dynamic range of variables in the algorithms to a range for which a hardware operator can be devised. Signal statistics are returned by the design to help the designer with this.

The last level, the architecture model, uses a signal flowgraph to provide a behavioral description. Using this description synthesizable code is generated. The resulting code then can be mapped onto gates using a register-transfer design tool such as DC of *Synopsys*.

Data-vector modeling

The upper level of representation of a communication system is the link level. It has the following properties :

- It uses pure mathematical manipulation of functions. Time is explicitly manipulated and results in irregular-flow descriptions.
- It uses abstraction of all telecommunication aspects that are not relevant to the problem at hand.

In this representation level, MATLAB is used for simulation. MATLAB uses the data-vector as the basic data object. To represent time functions in MATLAB, they are sampled at an appropriate rate. Time is present as one of the many vector dimensions. For example, the MATLAB vector addition

$$a = b + c ;$$

can mean both sequential addition in time (if the b and c vectors are thought of as time-sequential), or parallel addition (if b and c happen to be defined at one moment in time). MATLAB simply make no distinction between these two cases.

Besides this time-space feature, MATLAB has a lot of other properties that makes it the tool-of-choice within this design level :

- The ease with which irregular flow of data is expressed with vector operations. For example, the operation **max(vector)**, or **std(vector)**.
- The flexibility of operations. A **maximum** operation on a vector of 10 elements or 1000 elements looks identically: **max(vector)**.
- The interactivity of the tool, and the transparency of data object management.
- The extended library of operations, that allow very dense description of functionality.
- Graphics and simulation speed.

This data-vector restriction is to be refined to a data-flow graph representation of the system. Definition of the data-flow graph requires definition of all actors in the graph (actor contents as well as actor firing rules) and definition of the graph layout.

In order to design systems effectively with the OCAPI design flow, a smooth transition between the data-vector level and the data-flow level is needed. A script to perform this task is constructed as can be seen in the following example.

Example 1 :

Initial data-vector description

We consider a pseudonoise (PN) code correlator inside a direct sequence spread-spectrum (DS/SS) modem as an example.

```
% input data
in = [1 2 1 3 3 4 1 2];
% spreading code
c = [1 -1 1 -1];
% correlate
ot = corr (in, c)
% find correlation peak
[max, maxpos] = max (ot);
```

A vector of input data **in** is defined containing 8 elements. These are subsequent samples taken from the chip

demodulator in the spread spectrum modem. The dimension of *in* thus corresponds to the time dimension. The input vector *in* is in principle infinite in length. For simulation purposes, it is restricted to a data set which has the same average properties (distribution) as the expected received data.

The samples of *in* are correlated with the PN-code vector of length 4, *c*. The output vector *ot* thus contains 5 samples, corresponding to the five positions of *in* at which *c* can be aligned to. The **max** function locates the maximum value and position inside the correlated data. The position **maxpos** is subsequently used to synchronize the PN-code vector with the incoming data and thus is the desired output value of the algorithm.

This code is an elegant and compact specification, yet it offers some open questions for the PN-correlator designer:

- The algorithm has an implicit startup-effect. The first correlation value can only be evaluated after 4 input samples are available. From then on, each input sample yields an additional correlation value.
- The algorithm misses the common algorithmic iteration found in digital signal processing applications: each statement is executed only once.
- For the implementation, no statement is made regarding the available cycle budget. This is however an important specification for the attainable acquisition speed of the modem.

All of these questions are caused by the parallelism of the data-vector description.

We now propose a way to make the parallelism of the operations more visible. Each of the MATLAB operations is easily interpreted. Inside the MATLAB simulation, the length of the operands will first be determined in order to select the correct operation behavior. For example,

[max, maxpos] = max(ot)

determines the maximum on a vector of length 5 (which is the length of the operand *ot*). It needs at least 4 scalar comparisons to evaluate the result. If *ot* would for example have a longer length, more scalar comparisons would be needed. To indicate this in the description, we explicitly annotate each specific instance of the generic operations with the length of the input vectors.

% input data

in = [1 2 1 3 3 4 1 2] ;
8

% spreading code

c = [1 -1 1 -1] ;
4

% correlate

ot = corr (in, c)
5 8,4

```
% find correlation peak
```

```
[max, maxpos] = max (ot) ;
```

```
1      5
```

* This little annotation helps us to see the complexity of the operations more clearly. We will use this when considering implementation of the description in hardware. It is of course not the intention to force a user to do this (MATLAB does this already for him/her).

When thinking about the implementation of this correlator, one can imagine different realizations each having a different amount of parallelism, that is, the mapping of all the operations inside **corr()** and **max()** onto a time/space axis. This is the topic of the next section.

Scaled description

Consider again the definition of the PN code, as in:

```
% spreading code
```

```
c = [1 -1 1 -1] ;
```

```
4
```

This MATLAB description defines the variable **c** to be a data-vector containing 4 different values. This vector assignment corresponds to 4 concurrent scalar assignments. We therefore say that the maximal attainable parallelism in this statement is 4.

In order to achieve this parallelism in the implementation, there must be hardware available to perform 4 concurrent scalar assignments. Since a scalar assignment in hardware corresponds to driving a data bus to a certain state, we need 4 busses in the maximal parallel implementation. If only one bus would be desired, then we would have to indicate this. For each of the statements inside the MATLAB description, a similar story can be constructed. The indication of the amount of parallelism is an essential step in the transition from data-vectors to data-flow. We call this the scaling of parallelism. It involves a restriction of the unspecified communication bandwidth in the MATLAB description to a fixed number of communication busses. It is indicated as follows in the MATLAB description.

```
% input data
```

```
in = [1 2 1 3 3 4 1 2] ;
```

```
8@1
```

```
% spreading code
```

```
c = [1 -1 1 -1] ;
```

```
4@4
```

```

% correlate
5      ot =      corr      (in, c)
          5@1      8,4

10

% find correlation peak
[ max, maxpos ] = max      (ot) ;
15          1@1      5

```

As is seen, each assignment is extended with a @i annotation, that indicates how the parallelism in the data vectors is ordered onto a time axis. For example, the 8 input values inside in are provided sequentially by writing 8@1. The 4 values of c on the other hand are provided concurrently. We see that, whatever implementation of the corr operation we might use, at least 8 iterations will be required, simply to provide the data to the operation.

At this moment, the description is getting closer to the data-flow level, that uses explicit iteration. One more step is required to get to the data flow graph level. This is the topic of the next section.

Data flow graph definition

In order to obtain a graph, the actors and edges inside this graph must be defined. Inside the annotated MATLAB description, data precedences are already present through the presence of the names of the vectors. The only thing that is missing is the definition of actor boundaries; edges will then be defined automatically by the data precedences going across the actor boundaries.

This can be done by a new annotation to the MATLAB description. Three actors will be defined in the DS/SS correlator.

```

35      actor1 {
          % input data
          in =      [1 2 1 3 3 4 1 2] ;
40          8@1
          }
45
50
55

```

```

actor2 {
5   % spreading code
   c =      [1 -1 1 -1] ;
        4@4
10  % correlate
   ot =      corr      (in, c)
        5@1      8,4
15  }

20
actor3 {
   % find correlation peak
25
   [max, maxpos] =      max      (ot) ;
                        1@1      5
30  }

```

Again the annotation should be seen as purely conceptual; it is not intended for the user to write this code. Given these annotations, a data flow graph can be extracted from the scaled MATLAB description in an unambiguous way.

- actor1 is an actor with no input, and one output, called **in**.
- actor2 is an actor with 1 input **in** and one output **ot**.
- actor3 is an actor with 1 input **ot** and outputs **maxpos** and **max**.

Furthermore, the simulation uses queues to transport signals in between the actors. We need three queues, called **in**, **ot** and **maxpos**.

The missing piece of information for simulation of this dataflow graph are the firing rules (or equivalently the definition of productions and consumptions on each edge). A naive data flow model is shown in figure 4: actor1 (10) produces 8 values, which are correlated by actor2 (11), while the maximum is selected inside actor3 (12).

This would however mask the parallelism scaling operation inside the MATLAB description. For example, it was chosen to provide the 8 values of the **in** vector in a sequential way over a parallel bus. It is believed that the multi-rate SDF model therefore is not a good container for the annotated MATLAB description.

Another approach is a cyclostatic description. In this case we have a graph as in figure 5.

We see that the determination of production patterns involves examining the latencies of operations internal to the actor. This increases the complexity of the design script. It is simpler to perform a demand driven scheduling of all actors. The firing rule only has to examine the availability of input tokens.

The desired dataflow format as in figure 6 is thus situated in between the multirate SDF level and the cyclostatic SDF level. It is proposed to annotate consumptions and productions in the same way as it was written down in the matlab description:

- **8@1** is the production of actor1. It means: 8 samples are produced one at a time.
- **8@1** and **5@1** is the consumption and production of actor2 respectively.
- **5@1** and **1@1**, **1@1** are the consumption and productions for actor3.

Data-flow simulation

Given an annotated matlab description, a simulation can now be constructed by writing a high-level model for each actor, interconnecting these with queues and constructing a system schedule. OCAPI provides both a static scheduler and a demand-driven scheduler.

Out of this simulation, several statistics are gathered:

- On each queue, **put** and **get** counts are observed, as well as signal statistics (minimum and maximum values). The signal statistics provide an idea of the required buswidths of communication busses.
- The scheduler counts the firings per actor, and operation executions (+, -, *, ...) per actor. This profiling helps the designer in deciding cycle budgets and hardware operator allocation for each actor.

These statistics are gathered through a C++ operator overloading mechanism, so the designer gets them for free if he uses the appropriate C++ objects (schedule, queue and token class types) for simulation.

We are next interested in the detailed clock-cycle true behavior of the actors and the required storage and hand-shake protocol circuits on the communication busses. This is the topic of the next step, the actor definition.

Actor definition

The actor definition is based on two elements:

- Signal-flowgraph representation of behavior.
- Time-verification of the system.

The two problems can be solved independently using the annotated MATLAB code as specification. In OCAPI :

- The actor RT modeling proceeds in C++ and can be freely intermixed with high level descriptions regarding both operator wordlength effects and clock-cycle true timing.
- The time-verification approach allows the system feasibility to be checked at all times by warning the designer for deadlock and/or causality violations of the communication.

Signal flowgraph definition

Within the OCAPI design flow, a class library was developed to simulate behavior at RT-level. It allows

- To express the behavior of an algorithm with arbitrary implementation parallelism by setting up an signal flow graph (SFG) data structure.
- To simulate the behavior of an actor at a clock-cycle true level by interpreting this SFG data structure with instantiated token values.
- To specify wordlength characteristics of operations regarding sign, overflow and rounding behavior. Through explicit modeling of the quantization characteristic rather than the bit-vector representation (as in SPW), efficient simulation runtimes are obtained.
- To generate C++ code for this actor, and hence perform the clock cycle true simulation with compiled code.
- To generate VHDL code for this actor, and synthesize an implementation with *Synopsys* DC.
- To generate DSFG code for this actor, and synthesize an implementation with Cathedral-3. It was observed that Cathedral-3 performs a better job with relation to both critical path and area of the obtained circuits than *Synopsys* DC. The best synthesis results are obtained by first using Cathedral-3 to generate a circuit at gate level and then Synopsys-DC to perform additional logic optimization as a postprocessing.

An important observation was made regarding simulation speed. For equivalent descriptions at different granularities, the following relative runtimes were found:

- 1 for the MATLAB simulation.
- 2 for the untimed, high level C++ data flow description.
- 4 for the timed, fixed point C++ description (compiled code).
- 40 for the procedural, word-level VHDL description.

It is thus concluded that RT-modeling of systems within OCAPI is possible within half an order of magnitude of the

highest level of description. VHDL modeling however, is much slower. Currently the figure of 40 times MATLAB is even considered an under-estimate. Future clock-cycle based VHDL simulators can only solve half of this problem, since they still use bit-vector based simulation of tokens rather than quantization based simulation.

Next, the modeling issues in C++ are shown in more detail. The C++ signal-flowgraph representation uses a **signal** data-type, that can be either a registered or else an immediate value. With this data-type, expressions are formed using the conventional scalar operations. (+, -, *, shifts and logical operations). Expressions are grouped together in a signal flowgraph. A signal flowgraph interfaces with the system through the data-flow simulation queues. Several signal-flowgraphs can be grouped together to a SFG-sequence. A SFG sequence is an expression of behavior that spans several cycles. The specification is done through a finite state machine model, for which transition conditions can be expressed. The concept of SFG modeling is pictured in figure 7.

The combination of different SFG's in combination with a finite state machine make up the clock-cycle true actor model. Within the actor, SFG communication proceeds through registered signals. Communication over the boundaries of an actor proceeds through simulation queues.

When the actor is specified in this way, and all signal wordlengths are annotated to the description, an automated path to synthesis is available. Several different SFG's can be assigned to one datapath. Synthesizable code is generated in such a way that hardware sharing between different sfg's is possible. A finite state machine (FSM) description is first translated to SFG format to generate synthesizable code in the same way. There is an implicit hierarchy available with this method: by assigning different FSM-SFG's to one datapath, an overall processor architecture is obtained that again has a mode port and therefore looks like a (multicycle) datapath. For macro control problems (such as acquisition/tracking algorithm switching in modems), this is a necessity.

Although the distance between the annotated MATLAB level and this RT-level SFG seems large, it is reasonable on the actor level. Consider for example

```

actor3 {
    % find correlation peak
    [max, maxpos] = max (ot) ;
                    1@1    5
}

```

We are asked here to write time the **max()** operation with an SFG. actor2 has scaled the parallelism of **ot** to **5@1**. A solution is presented in actual C++ code.

```

{
5  FB qin(''qin'') ;           //input queue
   FB qlout(''qout'') ;       //output queue
   FB q2out(''qout'') ;       //output queue
10  FB start(''start'') ;      //the start pin of the
                                processor

15  clock ck ;

   _sig currmax(ck,dfix(0)) ;  //registry holding current
                                maximum
20  _sig maxpos(ck,dfix(0)) ;  //registry holding position
                                of max
25  _sig currpos(ck,dfix(0)) ; // current position
   _sig inputvalue ;          //holds input values
30  _sig maxout ;
   _sig maxposout ;
   _sig one(dfix(1)) ;        //a constant
35

   SFG sfg0, sfg1,sfg2 ;      //we use 3 sfg's

40  sfg0.starts() ;           //code after this is for sfg0
   currmax = inputvalue ;
45  maxpos = one ;
   currpos = one ;

                                //next, give sfg0 a mode and
50  an input queue

55

```

```
sfg0 <<'m0'><ip(inputvalue,qin) ;
```

```
5 sfg1.starts() ; //code after this is for sfg1
//this is a conditional
```

```
10 assignment
```

```
currmax=(inputvalue>currmax).cassign(inputvalue,currmax);
```

```
maxpos = (inputvalue > currmax).cassign(currpos, maxpos) ;
```

```
15 currpos = currpos + 1 ;
```

```
sfg1 <<'m1'><ip(inputvalue,qin) ;
```

```
20 sfg2.starts() ; //the last SFG
```

```
maxposout=(inputvalue>currmax).cassign(_sig(dfix(4)),maxpos);
```

```
25 maxout=(inputvalue>currmax).cassign(inputvalue, currmax) ;
```

```
sfg2 <<'m2'>< op(maxout,qout) << op(maxposout,q2out) ;
```

```
30 state s0('s0'), s1('s1'), s2('s2'), s3('s3') ;
```

```
s0 >> !cnd(start) >> s0 ;
```

```
s0 >> cnd(start) >> sfg0 s1 ;
```

```
35 s1 >> always >> sfg1 >> s2 ;
```

```
s2 >> always >> sfg1 >> s3 ;
```

```
40 s3 >> always >> sfg2 >> s0 ;
```

```
}
```

As an aid to interpret the C++ code, the equivalent behavior is shown in figure 8. The behavior is modeled as a 4-cycle description. Three SFG's (13,14,15) are needed, in addition to a 4-state controller (16). The controller is modeled as a Mealy machine.

The C++ description also illustrates some of the main contributions of OCAPI: register-transfer level aspects (signals, clocks, registers), as well as dataflow aspects simulation queues) are freely intermixed and used as appropriate. By making use of C++ operator overloading and classes, these different design concepts are represented in a compact syntax format. Compactness is a major design issue.

Having this specification, we have all information to proceed with the detailed architectural design of the actor. This is however only part of the system design solution: we are also interested in how to incorporate the cycle-true result in the overall system.

Time verification

The introduction of time (clock cycles) in the simulation uses an expectation-based approach. It allows to use either a high level or else an SFG-type description of the actor, and simulate the complete system clock-cycle true. The

simulation helps the designer in finding whether his 'high-level' description matches the SFG description, and secondly, whether the system is realizable.

A summary of the expectation based simulation is given in figure 10 and is used to illustrate the ideas mentioned below.

This is a different approach than when analysis is used (e.g. the evaluation of a compile-time schedule and token lifetimes) to force restrictions onto the actor implementation. This traditional approach gives the designer no clue on whether he is actually writing down a reasonable description.

Each token in the simulation is annotated with a time when it is created: the token age. Initial tokens are born at age 0, and grow older as they proceed through the dataflow graph. The unit of time is the clock cycle.

Additionally, each queue in the simulation holds a queue age (say, 'the present') that is used to check the causality of the simulation: a token entering a queue should not be younger than this boundary. A queue is only able to delay tokens (registers), and therefore can only work with tokens that are older than the queue age.

If such a consistency violation is detected, a warning message is issued and the token age is adapted to that of the queue. Otherwise, the time boundary of the queue is updated with the token age after the token is installed on the queue.

The queue age is steered by the actor that drives it. For each actor the designer formulates an iteration time. The iteration time corresponds the cycle budget that the designer expects to need for the detailed actor description. Upon each actor firing, the queues driven by the actor are aged with the iteration time.

At the same time, the actor operations also increase the age of the tokens they process. For normal operations, the resulting token age is equal to the maximum of the operand token ages. For registered signals (only present in SFG-level actor descriptions), the token age is increased by one. Besides aging by operation, aging inside of the queues is also possible by attaching a travel delay to each queue.

Like the high-level actor description, a queue is also annotated with a number of expectations. These annotations reflect what the implementation of the queue as a set of communication busses should look like.

A communication bus contains one or more registers to provide intermediate storage, and optionally also a handshake-protocol circuit. A queue then maps to one or more (for parallel communication) of these communication busses.

The expectations for a simulation queue are :

- The token concurrency, that expresses how many tokens of the same age can be present on one queue. To communicate a MATLAB vector annotated with **8@2** for example requires two communication busses. This is reflected in the high level queue model by setting the token concurrency to two.
- In case the token concurrency is 1, it can be required that subsequent tokens are separated by a determined number of clock cycles. In combination with the travel delay, this determines how many registers are needed on a communication bus. This expectation is called the token latency.

Example implementations for different expectations are shown in figure 9.

When the token concurrency is different from one, the token latency cannot be bigger than one. If it would, then the actor that provides the tokens can be designed more effectively using hardware sharing, and thus reducing the token concurrency.

A summary of the expectation based simulation is put as follows. First, there are several implicit adaptations to token ages and queue ages.

- An actor description increases the queue age upon each actor iteration with the iteration time.
- A queue increases the age of communicated tokens with the travel delay.
- An SFG description increases token ages through the operations. The token age after a register is increased by one, all other operations generate a token with age equal to the maximum of the operand ages.

The set of operations that modify the token age are referred to as token aging rules.

Next, a number of checks are active to verify the consistency of the simulation.

- A token age cannot be younger (smaller) than a queue age.
- The token concurrency on a queue cannot be exceeded.
- The token latency on a queue cannot be exceeded.

A successful clock-cycle true simulation should never fail any of these checks. In the case of such success, the expectations on the queue can be investigated more closely to devise a communication bus for it. In this description we did not mention the use of handshake protocol circuits. A handshake protocol circuit can be used to synchronize tokens of different age at the input of an actor.

Implementation

The current library of OCAPI allows to describe a system in C++ by building on a set of basic classes.

- 5 • A simulation queue class that transports a token class and allows to perform expectation-checks.
- An SFG/FSM class that allows clock cycle true specification, simulation and code generation.
- A token class that allows to simulate both floating point-type representation and fixed point type representation.

10 One can simulate the MATLAB data-vector data-type with C++ simulation queues. For the common MATLAB operations, one can develop a library of SFG descriptions that reflect different flavors of parallelism. For instance, a C++ version of the description

```

% input data
15 in = [1 2 1 3 3 4 1 2] ;

% spreading code
20 c = [1 -1 1 -1] ;

% correlate
ot = corr (in, c)

25 % find correlation peak
[max, maxpos] = max (ot) ;

looks, after scaling of the parallelism and defining the
30 actor boundaries, like
FB in, ot, maxp ;

35 in.delay(1,0) ;           //iteration time, travel delay
ot.delay(1,0) ;
40 maxp.delay(4,0) ;

45 in.expect(1,1) ;         //travel time, concurrency,
                             latency
ot.expect(1,1) ;
50 maxp.expect(1,4) ;

in = vector(1, 2, 1, 3, 3, 4, 1, 2) ;
55 ot = corr(8, 4, in, vector(1, -1, 1, -1))
maxp = maxpos(4, ot) ;

```

This C++ description contains all information necessary to simulate the system in mind at clock cycle true level and to generate the synthesizable code for the system and the individual actors.

Thus, the data-flow level has become transparent - it is not explicitly seen by the designer but rather it is implied through the expectations (pragma's) and the library.

Example 2

An example of processor design is given next to experience hardware design when using OCAPL.

The task is to design a 4-tap correlator processor that evaluates a correlation value each two cycles. One coefficient of the correlation pattern needs to be programmable and needs to be read in after a control signal is asserted. The listing in figure 11 gives the complete FSM model of this processor.

The top of the listing shows how types are declared in OCAPL. For example, the type **T_sample** is 8 bits wide and has 6 bits beyond the binary point.

For such a type declaration, a signed, wrap-around and truncating representation is assumed by default. This can be easily changed, as for instance in

```
// floating point
dfix T_sample ;

//unsigned
dfix T_sample(8, 6, ns) ;

//unsigned, rounding
dfix T_sample(8, 6, ns, rd) ;
```

Below the type declarations we see coefficient declarations. These are specified as plain double types, since they will be automatically quantized when read in into the coefficient registers. It is possible to intermix existing C/C++ constructs and types with new ones. Following the coefficients, the FSM definition of the correlator processor is shown. This definition requires: the specification of the instruction set that is processed by this processor, and a specification of the control behavior of the processor. For each of these, OCAPL uses dedicated objects.

First, the instruction set is defined. Each instruction performs data processing on signals, which must be defined first. The definitions include plain signals (**sample_in** and **corr_out**), registers (**accu**), and register arrays (**coef[]** and **sample[]**).

Next, each of the instructions are defined. A definition is started by creating a SFG object. All signal expressions that come after such an SFG definition are considered to make up part of it. A SFG definition is closed simply by defining a new SFG object.

The first instruction, **initialize_coefs**, initializes the coefficient registers **coef[]**. The **for** loop allows to express the initialization in a compact way. Thus, the **initialize_coefs** instruction is also equivalent to

```
coef[0] = W(T_coef, hardwired_coef[0]) ;
coef[1] = W(T_coef, hardwired_coef[1]) ;
coef[2] = W(T_coef, hardwired_coef[2]) ;
coef[3] = W(T_coef, hardwired_coef[3]) ;
```

The second instruction programs the value of the first coefficient. The new value, **coef_in**, is read from an input port of the FSM with the same name. Beyond this port, we are 'outside' of the time of FSM description and use dataflow semantics, and communicate via queues.

The third and fourth instruction, **correl_1** and **correl_2** describe the two phases of the correlation. It is very easy to express complex expressions just by using C++ operators. Also, a **cast** operation is included that limits the precision of the intermediate expression result. Although this is of minor importance for simulation, it has strong influence on

the hardware synthesis result.

The instruction **read_sample** shifts the data delay line. In addition to a **for** loop, an **if** expression is used to express the boundary value for the delay line. Use of simple C++ constructs such as these allow to express signal flow graph structure in a compact and elegant way. It is especially useful in parametric design.

5 The last instruction, **read_control**, reads in the control value that will decide whether the first correlation coefficient needs to be refreshed.

Below all SFG definitions, the control behavior of the correlator processor is described. An FSM with three states is defined, using one initial state **rst**, and two normal states **phase_1** and **phase_2**. Next, four transitions are defined between those three states. Each transition specifies a start state, the transition condition, a set of instructions to execute, and a target state. For a designer used to finite state machine specification, this is a very compact and efficient notation.

The transition condition **always** is always true, while a transition condition like **cnd(load)** will be true whenever the register **load** contains a one.

15 The resulting fsm description is returned to OCAPI by the last **return** statement. The simulator and code generator can now process the object hierarchy in order to perform semantical checks, simulation, and code generation.

The translation to synthesizable VHDL and Cathedral-3 code is automatic and needs no extra designer effort. The resulting circuit for datapath and controller is shown in figure 12. The hierarchy of the generated code that is provided by OCAPI is also indicated. Each controller and datapath are interlinked using a link cell. The link cell itself can be embedded into an automatically generated testbench or also in the system link cell that interconnects all components.

20 Example 3:

Design of Complex High Speed ASICs

25 The design of a 75 Kgate DECT transceiver is used as an example.

The design consists of a digital radiolink transceiver ASIC, residing in a DECT base station (20) (figure 13). The chip processes DECT burst signals, received through a radio frequency front-end RF (21). The signals are equalized to remove the multipath distortions introduced in the radio link (22). Next, they are passed to a wire-link driver DR (23), that establishes communication with the base station controller BSC (24). The system is also controlled locally by means of a control component CTL (25).

The specifications that come with the design of the digital transceiver ASIC in this system are as follows:

- The equalization involves complex signal processing, and is described and verified inside a high level design environment such as MATLAB.
- 35 • The interfacing towards the control component CTL and the wire-link driver DR on the other hand is described as a detailed clock-cycle true protocol.
- The allowed processing latency is, due to the real time operation requirements, very low: a delay of only 29 DECT symbols (25.2 μ seconds) is allowed. The complexity of the equalization algorithm, on the other hand, requires up to 152 data multiplies per DECT symbol to be performed. This implies the use of parallel data processing, and introduces a severe control problem.
- 40 • The scheduled design time to arrive from the heterogeneous set of specifications to the verified gate level netlist, is 18 person-weeks.

45 The most important degree of freedom in this design process is the target architecture, which must be chosen such that the requirements are met. Due to the critical design time, a maximum of control over the design process is required. To achieve this, a programming approach to implementation is used, in which the system is modelled in C++. The object oriented features of this language allows to mix high-level descriptions of undesigned components with detailed clock-cycle true, bit-true descriptions. In addition, appropriate object modelling allows the detailed descriptions to be translated to synthesizable HDL automatically. Finally, verification testbenches can be generated automatically in correspondence with the C++ simulation.

50 The result of this design effort is a 75 Kgate chip with a VLIW architecture, including 22 datapaths, each decoding between 2 and 57 instructions, and including 7 RAM cells. The chip has a 194 die area in 0.7 CMOS technology.

The C++ programming environment allows to obtain results faster than existing approaches. Related to register transfer design environments such as , it will be shown that C++ allows to obtain more compact, and consequently less error prone descriptions of hardware. High level synthesis environments could solve this problem but have to fix the target architecture on beforehand. As will be described in the case of the DECT transceiver design, sudden changes in target architecture can occur due to hard initial requirements, that can be verified only at system implementation.

First, the system machine model is introduced This model includes two types of description: high-level untimed

ones and detailed timed blocks. Using such a model, a simulation mechanism is constructed. It will be shown that the proposed approach outperforms current synthesis environments in code size and simulation speed. Following this, HDL code generation issues and hardware synthesis strategies are described.

5 System Machine Model

Due to the high data processing parallelism, the DECT transceiver is best described with a set of concurrent processes. Each process translates to one component in the final system implementation.

At the system level, processes execute using data flow simulation semantics. That is, a process is described as an iterative behavior, where inputs are read in at the start of an iteration, and outputs are produced at the end. Process execution can start as soon as the required input values are available.

Inside of each process, two types of description are possible. The first one is a high level description, and can be expressed using procedural C++ constructs. A firing rule is also added to allow dataflow simulation.

The second flavour of processes is described at register transfer level. These processes operate synchronously to the system clock. One iteration of such a process corresponds to one clock cycle of processing.

For system simulation, two schedulers are available. A dataflow scheduler is used to simulate a system that contains only untimed blocks. This scheduler repeatedly checks process firing rules, selecting processes for execution as their inputs are available.

When the system also contains timed blocks, a cycle scheduler is used instead. The cycle scheduler manages to interleave execution of multi-cycle descriptions, but can incorporate untimed blocks as well.

Figure 14 shows the front-end processing of the DECT transceiver, and the difference between data-flow and cycle scheduling. At the top, the front-end processing is seen. The received signals are sampled by an A/D, and correlated with a unique header pattern in the header correlator HCOR. The resulting correlations are detected inside a header detector block HDET. A simulation with high level descriptions uses the dataflow scheduler. An example dataflow schedule is seen in the middle of the figure. The A/D high level description produces 3 tokens, which are put onto the interconnect communication queue. Next, the correlator high level description can be fired three times, followed by the detector processing.

When a cycle true description of the A/D and header correlator on the other hand is available, this system can be simulated with the cycle scheduler as shown on the bottom of the figure. This time, behavior of the A/D block and correlator block are interleaved. As shown for the HCOR block, executions can take multiple cycles to perform. The remaining high level block, the detector, contains a firing rule and is executed as required. Related to the global clock grid, it appears as a combinatorial function.

Detailed process descriptions reflect the hardware behavior of a component at the same level of the implementation. To gain simulation performance and coding effort, several abstractions are made.

Finite Wordlength effects are simulated with a C++ fixed point library. It has been shown that the simulation of these effects is easy in C++. Also, the simulation of the quantization rather than the bitvector representation allows significant simulation speedups.

The behavior is modelled with a mixed control/data processing description, under the form of a finite state machine coupled to a datapath. This model is common in the synthesis community. In high throughput telecommunications circuits such as the ones in the DECT transceiver ASIC, it most often occurs that the desired component architecture is known before the hardware description is made. The FSM model works well for these type of components.

The two aspects, wordlength modelling and cycle true modelling, are available in the programming environment as separate class hierarchies. Therefore, fixed point modelling can be applied equally well to high level descriptions.

As an illustration of cycle true modelling, a part of the central VLIW controller description for the DECT transceiver ASIC is shown in figure 15. The top shows a Mealy type finite state machine (30). As actions, the signal flowgraph descriptions (31) below it are executed. The two states execute and hold correspond to operational and idle states of the DECT system respectively. The conditions are stored in registers inside the signal flowgraphs. In this case, the condition holdrequest is related to an external pin.

In execute state, instructions are distributed to the datapaths. Instructions are retrieved out of a lookup table, addressed by a program counter. When holdrequest is asserted, the current instruction is delayed for execution, and the program counter PC is stored in an internal register. During a hold, a nop instruction is distributed to the datapaths to freeze the datapath state. As soon as holdrequest is removed, the stored program counter holdpc addresses the lookup table, and the interrupted instruction is issued to the datapaths for execution.

55 Signals and Signal Flow Graphs

Signals are the information carriers used in construction of a timed description. Signals are simulated using C++ sig objects. These are either plain signals or else registered signals. In the latter case the signals have a current value

and next value which is accessed at signal reference and assignment respectively. Registered signals are related to a clock object clk that controls signal update. Both types of signals can be either floating point values or else simulated fixed point values

Using operations, signals are assembled to expressions. By using the overloading mechanism as shown in figure 16, the parser of the C++ compiler is reused to construct the signal flowgraph data structure.

An example of this is shown in figure 17. The top of the figure shows a C++ fragment (40). Executing this yields the data structure (41) shown below it. It is seen that

- the signal flowgraph consists both of user defined nodes and operation nodes. Operation nodes keep track of their operands through pointers. The user defined signals are atomic and have null operand pointers.
- The assignment operations use reversed pointers allowing to find the start of the expression tree that defines a signal.

A set of sig expressions can be assembled in a signal flow graph (SFG). In addition, the desired inputs and outputs of the signal flowgraph have to be indicated. This allows to do semantical checks such as dangling input and dead code detection, which warn the user of code inconsistency.

An SFG has well defined simulation semantics and represents one clock cycle of behavior.

Finite State Machines

After all instructions are described as SFG objects, the control behavior of the component has to be described. We use a Mealy-type FSM model to do this

Again, the use of C++ objects allow to obtain very compact and efficient descriptions. Figure 18 shows a graphical and C++-textual description of the same FSM. The correspondence is obvious. To describe an equivalent FSM in an event driven HDL, one usually has to follow the HDL simulator semantics, and for example use multi-process modelling. By using C++ on the other hand the semantics can be adapted depending on the type of object processed, all within the same piece of source code

Architectural Freedom

An important property of the combined control/data model is the architectural freedom it offers. As an example, the final system architecture of the DECT transceiver is shown in figure 19. It consists of a central (VLIW) controller (50), a program counter controller (51) and 22 datapath blocks. Each of these are modelled with the combined control/data processing shown above. They exchange data signals that, depending on the particular block, are interpreted as instructions, conditions or signal values. By means of these interconnected FSMD machines, a more complex machine is constructed.

It is now motivated why this architectural freedom is necessary. For the DECT transceiver, there is a severe latency requirement. Originally, a dataflow target architecture was chosen (figure 20), which is common for this type of telecommunications signal processing. In such an architecture, the individual components are controlled locally and data driven. For example, the header detector processor signals a DECT header start (a correlation maximum), as soon as it is sure that a global maximum is reached.

Because of the latency requirement however, extra delay in this component cannot be allowed, and it must signal the first available correlation maximum as a valid DECT header. In case a new and better maximum arrives, the header detector block must then raise an exception to subsequent blocks to indicate that processing should be restarted. Such an exception has global impact. In a data driven architecture however, such global exceptions are very difficult to implement. This is far more easy in a central control architecture, where it will take the form of a jump in the instruction ROM. Because of these difficulties the target architecture was changed from data driven to central control. The FSMD machine model allowed to reuse the datapath descriptions and only required the control descriptions to be reworked. This architectural change was done during the 18-week design cycle.

The Cycle Scheduler

Whenever a timed description is to be simulated, a cycle scheduler is used instead of a dataflow scheduler. The cycle scheduler creates the illusion of concurrency between components on a clock cycle basis.

The operation of the cycle scheduler is best illustrated with an example. In figure 21, the simulation of one cycle in a system with three components is shown. The first two, components 1 (60) and 2 (61), are timed descriptions constructed using fsm and sig objects. Component 3 (62) on the other hand is described at high level using a firing rule and a behavior. In the DECT transceiver, such a loop of detailed (timed) and high level (untimed) components occurs

for instance in the RAM cells that are attached to the datapaths. In that case, the RAM cells are described at high level while the datapaths are described at clock cycle true level.

The simulation of one clock cycle is done in three phases. Traditional RT simulation uses only two; the first being an evaluation phase, and the second being a register update phase.

The three phases used by the cycle scheduler are a token production phase, an evaluation phase and a register update phase.

The three-phase simulation mechanism is needed to avoid apparent deadlocks that might exist at the system level. Indeed, in the example there is a circular dependency in between components 1, 2, and 3, and a dataflow scheduler can no longer select which of the three components should be executed first. In dataflow simulation, this is solved by introducing initial tokens on the data dependencies. Doing so would however require us to devise a buffer implementation for the system interconnect, and introduce an extra code generator in the system.

The cycle scheduler avoids this by creating the required initial tokens in the token production phase. Each of the phases operates as follows.

[0] Each the start of clock cycle, the sfg descriptions to be executed in the current clock cycle are selected. In each fsm description, a transition is selected, and the sfg related to this transition are marked for execution.

[1] Token production phase. For each marked sfg, look into the dependency graph, and identify the outputs that solely depend on registered signals and/or constant signals. Evaluate these outputs and put the obtained tokens onto the system interconnect.

[2] (a) Evaluation phase (case a). In the second phase, schedule marked sfg and untimed blocks for execution until all marked sfg have fired. Output tokens are produced if they are directly dependent on input tokens for timed sfg descriptions, or else if they are outputs of untimed blocks.

[2] (b) Evaluation phase (case b). Outputs that are however only dependent on registered signals or constants will not be produced in the evaluation phase.

[3] Register update phase. For all registered signals in marked sfg, copy the next-value to the current-value.

The evaluation phase of the three-phase simulation is an iterative process. If a pre-set amount of iterations have passed, and there are still unfired components, then the system is declared to be deadlocked. This way, the cycle scheduler identifies combinatorial loops in the system.

Code Generation and Simulation Strategy

The clock-cycle true, bit-true description of system components serves a dual purpose. First, the descriptions have to be simulated in order to validate them. Next, the descriptions have also to be translated to an equivalent, synthesizable HDL description.

In view of these requirements, the C++ description itself can be treated in two ways in the programming environment. In case of a compiled code approach, the C++ description is translated to directly executable code. In case of an interpreted approach, the C++ description is preprocessed by the design system and stored as a data structure in memory.

Both approaches have different advantages and uses. For simulation, execution speed is of primary importance. Therefore, compiled code simulation is needed. On the other hand, HDL code generation requires the C++ description to be available as a data structure that can be processed by a code generator. Therefore, a code generator requires an interpreted approach.

We solve this dual goal by using a strategy as shown in figure 22. The clock-cycle true and bit-true description of the system is compiled and executed. The description uses C++ objects such as signals and finite state machine descriptions which translate themselves to a control/data flow data structure.

This data structure can next be interpreted by a simulator for quick verification purposes. The same data structure is also processed by a code generator to yield two different descriptions.

A C++ description can be regenerated to yield an application-specific and optimized compiled code simulator. This simulator is used for extensive verification of the design because of the efficient simulation runtimes. A synthesizable HDL description can also be generated to arrive at a gate-level implementation.

The simulation performance difference between these three formats (interpreted C++ objects, compiled C++, and HDL) is illustrated in table 1. Simulation results are shown for the DECT header correlator processor, and also the complete DECT transceiver ASIC.

The C++ modelling gains a factor of 5 in code size (for the interpreted-object approach) over RT-VHDL modeling. This is an important advantage given the short design cycle for the system. Compiled code C++ on the other hand provides faster simulation and smaller process size than RT-VHDL.

For reference, results of netlist-level VHDL and Verilog simulations are given.

Table 1.

Design	Size (Gates)	Type	Source Code (# lines)	Simulation Speed (cycles/s)	Process Size (Mb)
HCOR	6K	C++(interpreted obj)	230	69	3.8
		C++ (compiled)	1700	819	2.7
		VHDL (RT)	1600	251	11.9
		VHDL (Netlist)	77000	2.7	81.5
DECT	75K	C++(interpreted obj)	8000	2.9	20
		C++ (compiled)	26000	60	5.1
		Verilog (Netlist)	59000	18.3	100

Synthesis Strategy

Finally, we document the synthesis approach that was used for the DECT transceiver. As shown in figure 23, the clock-cycle true, bit-true C++ description can be translated from within the programming environment into equivalent HDL.

For each component, a controller description and a datapath description is generated, in correspondence with the C++ description. This is done because we rely on separate synthesis tools for both parts, each one optimized towards controller or else datapath synthesis tasks.

For datapath synthesis, we rely on the Cathedral-3 back-end datapath synthesis tools, that allow to obtain a bitparallel hardware implementation starting from a set of signal flowgraphs. These tools allow operator sharing at word level, and result in run times less than 15 minutes even for the most complex, 57-instruction data path of the DECT transceiver.

Controller synthesis on the other hand is done by logic synthesis such as Synopsys DC. For pure logic synthesis such as FSM synthesis, this tool produces efficient results. The combined netlists of datapath and controller are also post-optimized by Synopsys DC to perform gate-level netlist optimizations. This divide and conquer strategy towards synthesis allows each tool to be applied at the right place.

During system simulation, the system stimuli are also translated into testbenches that allow to verify the synthesis result of each component. After interconnecting all synthesized components into the system netlist, the final implementation can also be verified using a generated system testbench.

Claims

1. A design apparatus compiled on a computer environment for generating from a behavioral description of a system comprising at least one digital system part, an implementable description for said system, said behavioral description being represented on said computer environment as a first set of objects with a first set of relations therebetween, said implementable description being represented on said computer environment as a second set of objects with a second set of relations therebetween, said first and second set of objects being part of a design environment.
2. The design apparatus as recited in claim 1 wherein said first and second set of objects are part of a single design environment.
3. The design apparatus as recited in claim 1 or claim 2, wherein said design environment comprises an Object Oriented Programming Language.
4. The design apparatus as recited in claim 3, wherein said Object Oriented Programming Language is C++.
5. The design apparatus as recited in any of the claims 1 to 4, wherein said design environment is an open environment wherein new objects can be created.
6. The design apparatus as recited in any of the claims 1 to 5, wherein at least part of the input signals and output signals of said first set of objects are at least part of the input signals and output signals of said second set of objects.

7. The design apparatus as recited in any of the claims 1 to 6, wherein at least part of the input signals and output signals of said behavioral description are at least part of the input signals and output signals of said implementable description.
- 5 8. The design apparatus as recited in any of the claims 1 to 7, wherein said first set of objects has first semantics and said second set of objects has second semantics.
9. The design apparatus as recited in claim 8, wherein said first semantics is a data-vector model and/or a data-flow model.
- 10 10. The design apparatus as recited in claim 8, wherein said second semantics is a signal flow graph (SFG) data structure.
- 15 11. The design apparatus as recited in any of the claims 1 to 10, wherein the impact in said implementable description of at least a part of the objects of said second set of objects is essentially the same as the impact in said behavioral description of at least a part of the objects of said first set of objects.
- 20 12. The design apparatus as recited in any of the claims 1 to 11, further comprising means for simulating the behavior of said system, said means simulating the behavior of said behavioral description, said implementable description or any intermediate description therebetween.
- 25 13. The design apparatus as recited in any of the claims 1 to 12, wherein at least part of said second set of objects is derived from objects belonging to said first set of objects.
- 30 14. The design apparatus as recited in any of the claims 1 to 13, wherein said implementable description is at least partly obtained by refining said behavioral description.
15. The design apparatus as recited in any of the claims 1 to 14, wherein said implementable description is an architecture description of said system.
- 35 16. The design apparatus as recited in claim 15, further comprising means for translating said architecture description into a synthesizable description of said system, said synthesizable description being directly implementable in hardware.
17. The design apparatus as recited in claim 16, wherein said hardware is a semiconductor chip.
18. The design apparatus as recited in any of the claims 1 to 17, further comprising means to derive said first set of objects from a vector description describing said system as a set of operations on data vectors.
- 40 19. The design apparatus as recited in claim 18, wherein said vector description is a MATLAB description.
20. The design apparatus as recited in claim 9, further comprising means for simulating statically or demand-driven scheduled dataflow on said dataflow description.
- 45 21. The design apparatus as recited in any of the claims 1 to 20, further comprising means for clock-cycle true simulating said digital system using said dataflow description and/or one or more of said SFG data structures using an expectation-based simulation.
- 50 22. Method for designing a system comprising at least one digital part, comprising a refining step wherein a behavioral description of said system is transformed into an implementable description of said system, said behavioral description being represented as a first set of objects with a first set of relations therebetween and said implementable description being represented as a second set of objects with a second set of relations therebetween.
- 55 23. Method as recited in claim 22 wherein said refining step comprises translating behavioral characteristics at least partly into structural characteristics.
24. Method as recited in claim 22 or 23 further comprising a simulation step in which the behavior of said behavioral description, said implementable description and/or any intermediate description therebetween is simulated.

25. Method as recited in any of the claims 22 to 24, wherein said refining step comprises the addition of new objects, permitting interaction with existing objects, and adjustments to said existing objects allowing said interaction.
- 5 26. Method as recited in any of the claims 22 to 25, wherein said refining is performed in an open environment and comprises expansion of existing objects.
27. Method as recited in any of the claims 22 to 26, wherein said refining step comprises a first refining step wherein said behavioral description is a data-vector model and is at least partly transformed into a data-flow model.
- 10 28. Method as recited in claim 27, wherein said data-flow model is an untyped floating point data-flow model.
29. Method as recited in claim 27 or 23, wherein said refining step further comprises a second refining step wherein said data-flow model is at least partly transformed into an SFG model.
- 15 30. Method as recited in any of the claims 22 to 29, wherein said refining step comprises a first refining step, said first refining step comprising the steps of
 - determining the input vector lengths of input, output and intermediate signals,
 - determining the amount of parallelism of operations that process input signals to output signals,
 - 20 • determination of actors, edges and tokens of said data-flow model, and
 - determining the wordlength of said tokens.
31. Method as recited in claim 30, wherein said step of determining the amount of parallelism comprises determining the amount of parallelism for every data vector and reducing the unspecified communication bandwidth of said data-vector model to a fixed number of communication buses in said dataflow model.
- 25 32. Method as recited in claim 30, wherein said step of determination of actors, edges and tokens of said data-flow model comprises defining one or a group of data vectors in said first data-vector model as actors; defining data precedences crossing actor bounds, as edges, said edges behaving like queues and transporting tokens between actors; construct a system schedule and run a simulation on a computer environment.
- 30 33. Method as recited in claim 29, wherein said second refining step comprises transforming said tokens from floating point to fixed point.
- 35 34. Method as recited in claim 29, wherein said SFG model is a timed fixed point SFG model.
35. Method as recited in any of the claims 22 to 34, wherein said second set of objects with said second set of relations therebetween are at least partly derived from said first set of objects with said first set of relations therebetween.
- 40 36. Method as recited in any of the claims 22 to 35, wherein objects belonging to said second set of objects are new objects, identical with and/or derived by inheritance from objects from said first set of objects, or a combination thereof.
- 45 37. Method as recited in claim 29, further comprising the step of combining several of said SFG models with a finite state machine description resulting in an implementable description.
38. Method as recited in claim 37, further comprising the step of transforming said implementable description to synthesizable code.
- 50 39. Method as recited in claim 38, wherein said synthesizable code is VHDL code.
40. Method for simulating a system, wherein a description of a system is transformed into compilable C++ code.
41. Method as recited in claim 40, wherein said description is an SFG data structure and said compilable C++ code is used to perform clock cycle true simulations.
- 55 42. Method as recited in claim 40, wherein said description comprises the combination of several SFG data structures with a finite state machine description resulting in an implementable description, said implementable description

being said compilable C++ code suitable for simulating said system as software.

43. Method as recited in claim 40, wherein said simulating comprises a clock-cycle true simulation of said system being an expectation-based simulation using one or more SFG data structures, said expectation-based simulation comprising the steps of:

- annotating a token age to every token;
- annotating a queue age to every queue;
- increasing token age according to the token aging rules and with the travel delay for every queue that has transported the token;
- increasing queue age with the iteration time of the actor steering the queue, and;
- checking whether token age is never smaller than queue age throughout the simulation.

44. A hardware circuit or a software simulation of a hardware circuit designed with the design apparatus of any of the claims 1 to 21

45. A hardware circuit or a software simulation of a hardware circuit designed with the method of any of the claims 22 to 39




FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10

```

dfix T_sample(8, 6);
dfix T_acc (8, 6);
dfix T_bit (1, 0, ns);
double hardwired_coef = { 0.5, 0.2, -0.3, 0.15 };

fsm correlator::define(clk & _ck)
{
    sig_array coef (4, ck, T_sample);
    sig_array sample (4, ck, T_sample);
    sig accu (ck, T_accu );
    sig sample_in (T_sample );
    sig coef_in (T_sample );
    sig corr_out (T_sample );
    sig load (ck, T_bit );
    sig load_ctr (T_bit );

    sfg initialize_coefs;
    for (i = 0; i < 4; i++)
        coef[i] = W(T_sample, hardwired_coef[i] );

    sfg load_coef_0;
    input(coef_in);
    coef[0] = in_coef_in;

    sfg correl_1;
    accu = cast(T_acc, coef[0] * sample[0] + coef[1] * sample[1]);

    sfg correl_2;
    corr = accu + cast(T_acc, coef[2] * sample[2] + coef[3] * sample[3] );
    output(corr);

    sfg read_sample;
    input(sample_in);
    for (i = 3; i >= 0; i--)
        if (i)
            sample[i] = sample[i-1];
        else
            sample[i] = sample_in;

    sfg read_control;
    input(load_ctr);
    load = load_ctr;

    fsm myfsm;
    initial rst;
    state phase_1;
    state phase_2;
    rst << always << initialize_coefs << phase1;
    phase1 << always << read_control << phase2;
    phase2 << 'cnd(load) << correl_1 << phase2;
    phase2 << 'cnd(load) << correl_2 << phase1;
    phase2 << cnd(load) << correl_2 << read_sample << phase1;
    phase2 << cnd(load) << read_sample << load_coef_0 << phase1;
    return myfsm;
}

```

FIG. 11




FIG. 12




FIG. 13






FIG. 14




FIG. 15

Sig Class

```


class sig {
    Value value;
    char *name;
public:
    sig(Value v);
    sig operator +(sig v);
    virtual Value simulate();
    virtual void gen_code(ostream &os);
};

sig sig::operator +(sig v) {
    sigadd s;
    add.left = &v;
    add.right = this;
    return add;
}

Value sig::simulate() {
    return value;
}

sig::gen_code(ostream &os) {
    os << name;
}

```



Derived Operator Class

```

class sigadd : public sig {
    sig *left;
    sig *right;
public:
    Value simulate();
    void gen_code(ostream &os);
};

Value sigadd::simulate() {
    return left->eval() +
           right->eval();
}

sigadd::gen_code(ostream &os) {
    os << left->cg()
       << " + "
       << right->cg();
}

```

FIG. 16





FIG. 17



```

fsm f;
initial s0;
state s1;

s0 << allways << sfg1 << s1;
s1 << cnd eof << sfg2 << s1;
s1 << !cnd eof << sfg3 << s0;
    
```

FIG. 18




FIG. 19




FIG. 20




FIG. 21




FIG. 22





FIG. 23

This Page Blank (uspto)



Europäisches Patentamt
European Patent Office
Office européen des brevets



(11)

EP 0 867 820 A3

(12)

EUROPEAN PATENT APPLICATION

(88) Date of publication A3:
16.08.2000 Bulletin 2000/33

(51) Int Cl.7: **G06F 17/50**

(43) Date of publication A2:
30.09.1998 Bulletin 1998/40

(21) Application number: **98870052.2**

(22) Date of filing: **13.03.1998**

(84) Designated Contracting States:
**AT BE CH DE DK ES FI FR GB GR IE IT LI LU MC
NL PT SE**
Designated Extension States:
AL LT LV MK RO SI

(72) Inventors:
• **Schaumont, Patrick**
3018 Wijgmaal (BE)
• **Vernalde, Serge**
3001 Heverlee (BE)
• **Cox, Johan**
3020 Herent (BE)


(30) Priority 14.03.1997 US 39079 P
20.03.1997 US 41121 P

(71) Applicant **INTERUNIVERSITAIR
MICRO-ELEKTRONICA CENTRUM VZW**
3001 Heverlee (BE)

(74) Representative: **Van Malderen, Joelle et al**
Office Van Malderen,
Place Reine Fabiola 6/1
1083 Bruxelles (BE)

(54) **A design environment and a method for generating an implementable description of a digital system**

(57) The present invention is a design apparatus compiled on a computer environment for generating from a behavioral description of a system comprising at least one digital system part, an implementable description for said system, said behavioral description being represented on said computer environment as a first set of objects with a first set of relations therebetween, said implementable description being represented on said computer environment as a second set of objects with a second set of relations therebetween, said first and second set of objects being part of a design environment.



EP 0 867 820 A3



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 98 87 0052

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (In CI.6)
X	WOO N S ET AL: "Codesign from cospecification" COMPUTER,US,IEEE COMPUTER SOCIETY, LONG BEACH., CA, US, vol. 27, no. 1, January 1994 (1994-01), pages 42-47-47, XP002114728 ISSN: 0018-9162	1-5,8, 13-17, 22,23, 35,36	G06F17/50
A	* page 42 - page 43, column 1; figure 1 *	6,7, 9-12, 24-27	
X	--- LIN B: "System design tools for broadband telecom network applications" EUROPEAN DESIGN AND TEST CONFERENCE,XX,XX, 11 March 1996 (1996-03-11), pages 23-26-26, XP002114729	1-5,8, 13-17, 22,23, 35,36	
A	* page 23, column 2, line 24 - line 34 *	6,7, 9-12,18, 19,24-27	
	* page 24, column 2, line 3 - page 25, column 1, line 10 *		TECHNICAL FIELDS SEARCHED (Int.Cl.6)
	* page 25, column 2, line 43 - page 26, column 1, line 24 *		G06F
X	--- BUCK J ET AL: "PTOLEMY: A FRAMEWORK FOR SIMULATING AND PROTOTYPING HETEROGENEOUS SYSTEMS" INTERNATIONAL JOURNAL IN COMPUTER SIMULATION,US,ABLEX PUBLISHING CO., NORWOOD, NJ, vol. 4, 1 January 1994 (1994-01-01), pages 155-182, XP000614664 ISSN: 1055-8470	40	
A	* abstract *	21,41,42	
	* page 157, line 4 - line 10 *		
	* page 163, line 12 - page 164, line 38 *		
	--- -/--		
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 29 May 2000	Examiner Guingale, A
CATEGORY OF CITED DOCUMENTS		T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document	
X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document			

EPO FORM 1502/03 BE 04/04/03



European Patent
Office

Application Number

EP 98 87 0052

CLAIMS INCURRING FEES

The present European patent application comprised at the time of filing more than ten claims.

- ☐ Only part of the claims have been paid within the prescribed time limit. The present European search report has been drawn up for the first ten claims and for those claims for which claims fees have been paid, namely claim(s):
- ☐ No claims fees have been paid within the prescribed time limit. The present European search report has been drawn up for the first ten claims.

LACK OF UNITY OF INVENTION

The Search Division considers that the present European patent application does not comply with the requirements of unity of invention and relates to several inventions or groups of inventions, namely:

see sheet B

- ☒ All further search fees have been paid within the fixed time limit. The present European search report has been drawn up for all claims.
- ☐ As all searchable claims could be searched without effort justifying an additional fee, the Search Division did not invite payment of any additional fee.
- ☐ Only part of the further search fees have been paid within the fixed time limit. The present European search report has been drawn up for those parts of the European patent application which relate to the inventions in respect of which search fees have been paid, namely claims:
- ☐ None of the further search fees have been paid within the fixed time limit. The present European search report has been drawn up for those parts of the European patent application which relate to the invention first mentioned in the claims, namely claims:



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 98 87 0052

DOCUMENTS CONSIDERED TO BE RELEVANT				
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.6)	
A	VERKEST D ET AL: "CoWare-a design environment for heterogeneous hardware/software systems" DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, NL, AMSTERDAM, vol. 1, no. 4, 1996, pages 357-386-386, XP002114730 ISSN: 0929-5585 * the whole document *	1-20, 22-39		
A	LANNEER D ET AL: "An object-oriented framework supporting the full high-level synthesis trajectory" COMPUTER HARDWARE DESCRIPTION LANGUAGES & THEIR APPLICATIONS, 10TH IFIP, 22-24 APRIL, MARSEILLE, FR, NL, AMSTERDAM, 1991, pages 301-320-320, XP002114731 * the whole document *	1-20, 22-39		
A	US 5 493 508 A (DANGELO CARLOS ET AL) 20 February 1996 (1996-02-20) * column 7, line 22 - line 39 * * column 23, line 8 - column 26, line 41 * * figures 16, 17 *	1, 22		TECHNICAL FIELDS SEARCHED (Int.Cl.6)
A	EP 0 445 942 A (AMERICAN TELEPHONE & TELEGRAPH) 11 September 1991 (1991-09-11) * abstract *	1, 22		
The present search report has been drawn up for all claims				
Place of search THE HAGUE		Date of completion of the search 29 May 2000	Examiner Guingale, A	
CATEGORY OF CITED DOCUMENTS		T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document		
X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technical background O : non-written disclosure P : intermediate document				

EP 0 867 820 A3



European Patent
Office

**LACK OF UNITY OF INVENTION
SHEET B**

Application Number

EP 98 87 0052

The Search Division considers that the present European patent application does not comply with the requirements of unity of invention and relates to several inventions or groups of inventions, namely:

1. Claims: 1-20 22-39

A design method and apparatus for generating from a behavioral description of a system comprising at least one digital part an implementable description of said system

2. Claims: 21 40-45

Method for simulating a system



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 96 87 0052

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.6)
P,X	<p>SCHAUMONT P ET AL: "Synthesis of multi-rate and variable rate circuits for high speed telecommunications applications" PROCEEDINGS. EUROPEAN DESIGN AND TEST CONFERENCE. ED & TC 97 (CAT. NO.97TB100102), PROCEEDINGS EUROPEAN DESIGN AND TEST CONFERENCE. ED & TC 97, PARIS, FRANCE, 17-20 MARCH 1997, pages 542-546, XP000214732 1997, Los Alamitos, CA, USA, IEEE Comput. Soc. Press, USA ISBN: 0-8186-7786-4 * the whole document *</p> <p>-----</p>	1-45	
			TECHNICAL FIELDS SEARCHED (Int.Cl.6)
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 29 May 2000	Examiner Guingale, A
<p>CATEGORY OF CITED DOCUMENTS</p> <p>X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document</p>		<p>T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons</p> <p>& : member of the same patent family, corresponding document</p>	

EP0100971000102 (P, A, O, L)

**ANNEX TO THE EUROPEAN SEARCH REPORT
ON EUROPEAN PATENT APPLICATION NO.**

EP 98 87 0052

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report.
The members are as contained in the European Patent Office EDP file on
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

29-05-2000

Patent document cited in search report		Publication date	Patent family member(s)		Publication date
US 5493508	A	20-02-1996	US	5910897 A	08-06-1999
EP 0445942	A	11-09-1991	US	5163016 A	10-11-1992
			CA	2035844 C	16-05-1995
			IL	97177 A	31-12-1995
			JP	2027244 C	26-02-1996
			JP	4219804 A	10-08-1992
			JP	7060324 B	28-06-1995
			US	5483470 A	09-01-1996

EPO FORM P/942

For more details about this annex : see Official Journal of the European Patent Office. No. 12/82

This Page Blank (usps)